🐱
On vacation
-
National Taiwan University of Science and Technology, EE (ICS)
- Taipei, Taiwan
-
17:04
(UTC +08:00) - in/-marco-lin
Pinned Loading
-
Low-Cost-AI-Accelerator-Based-on-TPU
Low-Cost-AI-Accelerator-Based-on-TPU PublicThis is my senior project, we aim to design a Low-cost-AI-Accelerator based on Google's Tensor Processing Unit.
Verilog 12
-
RISC-V-CPU-on-FPGA
RISC-V-CPU-on-FPGA Public32-bit Pipelined RISC-V CPU Based on RV32I & RV32M including Forwarding, Hazard, Flush, Brach Predictor and two L1 Cache to transmiss data with BRAM using the AXI bus.
Verilog 7
Something went wrong, please refresh the page to try again.
If the problem persists, check the GitHub status page or contact support.
If the problem persists, check the GitHub status page or contact support.